

5A 1-4 Cell Buck-Boost Switching Battery Charger

Evaluation Board

General Description

The Evaluation Board demonstrates the RT9490WSC to be designed for a highly-integrated 5A Buck-Boost switch mode battery charge management and system power path management device for 1-4 cell Li-lon and Li-polymer battery. The low impedance power path optimizes switch-mode operation efficiency, reduces battery charging time and extends battery life during discharging phase. The I²C serial interface with charging and system settings makes the device a truly flexible solution.

Table of Contents

General Description	1
Performance Sepcification Summary	
Power-up Procedure	2
Detailed Description of Hardware	4
Bill of Materials	8
Typical Applications	10
Evaluation Board Layout	13
More Information	17
Important Notice for Richtek Evaluation Board	17



Performance Specification Summary

Summary of the R9490WSC Evaluation Board performance specificiaiton is provided in Table 1. The ambient temperature is 25°C.

Table 1. RT9490WSC Evaluation Board Performance Specification Summary

Specification	Test Conditions	t Conditions Min			Unit
Supply Input Voltage Range		3.6		24	V
Maximum Input Current				3.3	Α
Maximum OTG Current	OTG mode			3.32	Α
Maximum Output Current	(SW2), ISYS			5	Α
Maximum Battery Voltage				18.8	V
Maximum Charge Current				5	Α
Maximum Discharge Current				10	Α

Power-up Procedure

Suggestion Required Equipments

- RT9490WSC Evaluation Board
- DC power supply capable of 24V, 3.3A
- Battery simulator capable of 18.8V, 10A
- Electronic load capable of 10A
- Oscilloscope

Quick Start Procedures

The Evaluation Board is fully assembled and tested. Follow the steps below to verify board operation. Do not turn on supplies until all connections are made. When measuring the output voltage ripple, care must be taken to avoid a long ground lead on the oscilloscope probe. Measure the output voltage ripple by touching the probe tip and ground ring directly across the last output capacitor.

1. Use jumpers on JP35 to JP42 to set battery cells and switching frequency for default charging profile.

Battery Cell (s)	Switching Frequency	Jumper No.	
1S	1.5MHz	JP35	
13	750kHz	JP36	
2S	1.5MHz	JP37	
23	750kHz	JP38	
3S	1.5MHz	JP39	
33	750kHz	JP40	
48	1.5MHz	JP41	
40	750kHz	JP42	



RT9490WSC Evaluation Board

- Use jumpers on JP1 and JP6 to connect ACDRV1 and ACDRV2 to the gate driver output from IC. If the external
 AC-RBFETs are not needed, use jumpers on JP4 and JP8 to bypass them and JP1 and JP6 should be used to
 connect ACDRV1 and ACDRV2 to GND.
- Use a jumper on JP14 with Mid-Right side to connect SDRV to the gate driver output from IC. If the external ship
 FET is not needed, use a jumper on JP11 to bypass it and use JP14 with Mid-Left side to connect SDRV to the
 capacitor.
- 4. Use a jumper on JP25(TS_NORMAL) or JP26(TS_POTENTIOMETER) for setting TS pin configuration and JP20 for connecting to REGN as pull-up voltage.
- 5. Use a jumper on JP21(500mA) or JP22(1.5A) for ILIM setting and JP27 for controlling HIZ_EN.
- 6. Use a jumper on JP16 to connect BATN to PGND.
- 7. Use a jumper on JP13 for connecting BATTERY to BATP when the external ship FET is adopted.
- 8. Use a jumper on JP17 for connecting BAT to BATP when the external ship FET is not adopted.
- 9. Use a jumper on JP9 for connecting Type C IN on VAC1 or VAC2.

Proper measurement equipment setup and follow the procedure below.


- 1) With power off, connect input power and ground to VIN1 or VIN2 and PGND respectively.
- 2) With load off, connect electronic load to SYSTEM and PGND respectively.
- 3) With power off, connect power and ground to BATTERY and PGND respectively. Turn on battery simulator, then the device is powered up.
- 4) Use I²C to set registers for charging function and proper protection level.
- 5) Turn on the input power supply to start charging. Make sure that the power supply voltage is under OVP level.
- 6) Check the output charging current using a current meter.
- 7) Once the proper charging current is established observe the output voltage regulation, ripple voltage, efficiency and other performance.
- 8) For testing SYS load, turns on the electronic load and adjusts SYS current.



Detailed Description of Hardware

Headers Description and Placement





Carefully inspect all the components used in the EVB according to the following Bill of Materials table, and then make sure all the components are undamaged and correctly installed. If there is any missing or damaged component, which may occur during transportation, please contact our distributors or e-mail us at evb-service@richtek.com.



Test Points

The EVB is provided with the test points and pin names listed in the table below.

Test Point/ Pin Name	Function				
VIN1	Input voltage for VAC1.				
PGND	Ground				
VIN2	Input voltage for VAC2.				
SYSTEM	Output voltage for sys.				
BATTERY	Battery connection point				
SNS_BATP	External battery positive sense				
SNS_BATN	External battery negitive sense				
PD1	USB Type-C port				
JP7	Type-C USB BUS tied to VAC1 or VAC2 jumper.				
JP9	Micro USB BUS tied to VAC1 or VAC2 jumper.				
JP14	SDRV tied to ship FET or 1nF capacitor.				
JP19	Pull up for I2C/INT/CE.				
JP1	ACDRV1 pull-low jumper				
JP6	ACDRV2 pull-low jumper				
JP4	VAC1-VBUS short jumper				
JP8	VAC2-VBUS short jumper				
JP2	USB_D+ jumper				
JP5	USB_D- jumper				
JP11	BAT-BATTERY short jumper				
JP13	BATP tied to drain of ship FET jumper.				
JP16	BATP tied to GND or external battery negitive sense jumper.				
JP17	BATP tied to BAT pin jumper.				
JP20	REGN for TS circuit pull high jumper.				
JP21	Test resistence jumper with 500mA for ILIM_HZ function.				
JP22	Test resistence jumper with 1.5A for ILIM_HZ function.				
JP23	CE pull-low jumper				
JP25	Test resistence jumper with TS_NORMAL for JEITA.				
JP26	Test resistence jumper for with TS_POTENTIOMETER JEITA.				
JP27	Test resistence jumper for ILIM_HZ function				
JP28	PG_LED enable jumper				
JP29	STAT_LED enable jumper				
JP35	PROG resistence jumper for default set 1S_1.5MHz_2A ICHG.				
JP36	PROG resistence jumper for default set 1S_750KHz_2A ICHG.				
JP37	PROG resistence jumper for default set 2S_1.5MHz_2A ICHG.				
JP38	PROG resistence jumper for default set 2S_750KHz_2A ICHG.				
JP39	PROG resistence jumper for default set 3S_1.5MHz_1A ICHG.				



RT9490WSC Evaluation Board

Test Point/ Pin Name	Function				
JP40	PROG resistence jumper for default set 3S_750KHz_1A ICHG.				
JP41	PROG resistence jumper for default set 4S_1.5MHz_1A ICHG.				
JP42	PROG resistence jumper for default set 4S_750KHz_1A ICHG.				
CP2	VAC1-VBUS short pad				
CP3	VAC2-VBUS short pad				
CP9	BAT-BATTERY short pad				
S1	Button for exit ship mode or system reset.				



Default Jumper Setting on EVB

Jumper	Description			
JP1	Short ACDRV1 to _acdrv1.			
JP6	Short ACDRV2 to _acdrv2.			
JP13	Short BATP to BATTERY.			
JP14	Short SDRV to MOS.			
JP16	Short BATN to GND.			
JP20	Short REGN to TS pull-up resistor.			
JP25	Short TS to normal temperature resistor.			
JP22	Short ILIM for 1.5A.			
JP37	For 2 cell/1.5MHz setting.			



Bill of Materials

	fsw = 1.5MHz						
Reference	Count	Part Number	Value	Description	Package	Manufacturer	
U1	1	RT9490WSC		Switching Charger	WL-CSP-56B 2.93x3.46 (BSC)	RICHTEK	
C7, C18	2	GRM033R61C473KE84	47nF	Capacitor, Ceramic, 16V, X5R	C-0201	MURATA	
C10, C13, C22, C23, C24	5	GRM188R6YA106MA73	10µF	Capacitor, Ceramic, 35V, X5R	C-0603	MURATA	
C11, C25, C30	3	0402B104K500CT	0.1μF	Capacitor, Ceramic, 50V, X7R	C-0402	WALSIN	
C26	1	GRM155R60J475ME47D	4.7μF	Capacitor, Ceramic, 6.3V, X5R	C-0402	MURATA	
C27, C29, C31, C34, C36	5	GRM188R61E106MA73	10μF	Capacitor, Ceramic, 25V, X5R	C-0603	MURATA	
C39	1	0402B102K500CT	1nF	Capacitor, Ceramic, 50V, X7R	C-0402	WALSIN	
D18, D19	2	LNL-190SUG		LED_GREEN	LED-0603	LighTop	
L2	1	PIMB063T-1R0MS-68	1µH	20%/6.7mΩ	L-7-4X6-8	CYNTEC	
PD1	1	121U-3CST-09CR		USB TYPE-C 3.1	9.87x9.75mm	JEM	
Q1, Q2, Q4, Q5	4	AONR36366		AONR36366	DFN 3x3 EP	ALPHA & OMEGA SEMICONDUC TOR	
Q6	1	AON7528		AON7528	DFN 3.3x3.3 EP	ALPHA & OMEGA SEMICONDUC TOR	
R12	1	WR06X000 PTL	0	Resistor, Chip, 1/10W, 1%	R-0603	WALSIN	
R13, R14	2	WR06X1000FTL	100	Resistor, Chip, 1/10W, 1%	R-0603	WALSIN	
R15	1	CR-02FL65K1	5.1k	Resistor, Chip, 1/16W, 1%	R-0402	VIKING	
R16	1	RTT032553FTP	255k	Resistor, Chip, 1/10W, 1%	R-0603	RALEC	
R17	1	WR06X1273FTL	127k	Resistor, Chip, 1/10W, 1%	R-0603	WALSIN	
R18, R21, R22, R27	4	WR04X1002FTL	10k	Resistor, Chip, 1/10W, 1%	R-0402	WALSIN	
R23, R24	2	CR-02FL64K7	4.7k	Resistor, Chip, 1/16W, 1%	R-0402	VIKING	




RT9490WSC Evaluation Board

fsw = 1.5MHz						
Reference	Count	Part Number	Value	Description	Package	Manufacturer
R25	1	WR06X1003FTL	100k	Resistor, Chip, 1/10W, 1%	R-0603	WALSIN
R26	1	WR06X3012FTL	30.1k	Resistor, Chip, 1/10W, 1%	R-0603	WALSIN
R29	1	RTT033001FTP	3k	Resistor, Chip, 1/10W, 1%	R-0603	RALEC
R30	1	WR06X4701FTL	4.7k	Resistor, Chip, 1/10W, 1%	R-0603	WALSIN
R31	1	RC0603FR-076K04L	6.04k	Resistor	R-0603	YAGEO
R32	1	WR06X8201FTL	8.2k	Resistor, Chip, 1/10W, 1%	R-0603	WALSIN
R33	1	WR06X1052FTL	10.5k	Resistor, Chip, 1/10W, 1%	R-0603	WALSIN
R34	1	WR06X1372FTL	13.7k	Resistor, Chip, 1/10W, 1%	R-0603	WALSIN
R35	1	WR06X1742FTL	17.4k	Resistor, Chip, 1/10W, 1%	R-0603	WALSIN
R36	1	WR06X2702FTL	27k	Resistor, Chip, 1/10W, 1%	R-0603	WALSIN
S1	1	HTS6601H		SW-TACT-SWITCH	TACT-BTN	High-Tronics



Typical Applications


EVB Schematic Diagram




- 1. The capacitance values of the input and output capacitors will influence the input and output voltage ripple.
- 2. MLCC capacitors have degrading capacitance at DC bias voltage, and especially smaller size MLCC capacitors will have much lower capacitance.



Measure Result







Note: When measuring the input or output voltage ripple, care must be taken to avoid a long ground lead on the oscilloscope probe. Measure the output voltage ripple by touching the probe tip directly across the output capacitor.



Evaluation Board Layout

Figure 1 to Figure 4 are RT9490WSC Evaluation Board layout. This board size is 101.6mm x 101.6mm and is constructed on four-layer PCB, outer layers with 1 oz. Cu and inner layers with 1 oz. Cu.




Figure 1. Top View (1st layer)






Figure 2. PCB Layout—Inner Side (2nd Layer)






Figure 3. PCB Layout—Inner Side (3rd Layer)






Figure 4. Bottom View (4th Layer)





More Information

For more information, please find the related datasheet or application notes from Richtek website http://www.richtek.com.

Important Notice for Richtek Evaluation Board

THIS DOCUMENT IS FOR REFERENCE ONLY, NOTHING CONTAINED IN THIS DOCUMENT SHALL BE CONSTRUED AS RICHTEK'S WARRANTY, EXPRESS OR IMPLIED, UNDER CONTRACT, TORT OR STATUTORY, WITH RESPECT TO THE PRESENTATION HEREIN. IN NO EVENT SHALL RICHTEK BE LIABLE TO BUYER OR USER FOR ANY AND ALL DAMAGES INCLUDING WITHOUT LIMITATION TO DIRECT, INDIRECT, SPECIAL, PUNITIVE OR CONSEQUENTIAL DAMAGES.